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Abstract— Existing methods of incorporating an active filter 
into an AC/DC converter for eliminating electrolytic capacitors 
usually require extra power switches. This inevitably leads to 
an increased system cost and degraded energy efficiency. In 
this paper, a concept of active-filter integration for single-
phase AC/DC converters is reported. The resultant converters 
can provide simultaneous functions of power factor correction 
(PFC), DC voltage regulation and active power decoupling for 
mitigating the low-frequency DC voltage ripple, without an 
electrolytic capacitor and extra power switch. To complement 
the operation, two closed-loop voltage-ripple-based reference 
generation methods are developed for controlling the energy 
storage components to achieve active power decoupling. Both 
simulation and experiment have confirmed the eligibility of the 
proposed concept and control methods in a 210 W rectification 
system comprising an H-bridge converter with a half-bridge 
active filter. Interestingly, the end converters (Type I and Type 
II) can be readily available using a conventional H-bridge 
converter with minor hardware modification. A stable DC 
output with merely 1.1% ripple is realized with two 50 μF film 
capacitors. For the same ripple performance, a 900 μF 
capacitor is required in conventional converters without an 
active filter. Moreover, it is found out that the active-filter 
integration concept might even improve the efficiency 
performance of the end converters as compared with the 
original AC/DC converter without integration. 
Index Terms—Single-phase AC/DC converter, capacitance 
reduction, active filter integration. 
I. INTRODUCTION 
The growing use of emerging technologies such as LED 
lightings, distributed photovoltaic (PV) systems, electric 
vehicle (EV) charging systems, etc., is placing high 
reliability, high power density and low-cost single-phase 
AC/DC power conversion systems in great demand [1]–[4]. 
A well-known issue in conventional single-phase AC/DC 
systems is that there is a power difference between the AC 
and DC side, which varies at twice the line frequency. 
Without an energy buffer, this varying power could cause 
significant voltage fluctuation at the DC side, and is 
detrimental to both ends of the AC/DC system [3], [5]–[16]. 
Typically, bulky electrolytic capacitors (E-Caps) are 
mounted across the DC side to buffer the pulsating power. 
However, E-Caps have short lifetime and low reliability 
[17], which hampers the actualization of a reliable AC/DC 
conversion system. Alternatively, long lifetime non-E-Caps 
(e.g. thin film caps) can be used to directly replace the E-
Caps.  However, this will result in increased system volume, 
weight and cost, due to the low capacitance density of non-
E-Caps.  
Recently, many active-power-filter-based approaches 
have been proposed to improve the reliability without the 
use of large non-E-Caps [3], [8]–[10], [13]–[15]. With these 
methods, the pulsating ripple power can be actively 
decoupled from the DC side using only a small external 
energy storage device (e.g. film capacitor(s)), which buffers 
the ripple power by allowing its voltage and current to vary 
with large fluctuation without affecting the normal operation 
of either the AC or the DC side of the system. In this way, 
high reliability and power density of the overall system are 
concurrently achieved. Fig. 1 illustrates three previous 
advancements that are based on the H-bridge converter [3], 
[8]–[10]. The H-bridge converter with switches Q1–Q4 and 
filter components L1 and Cdc accomplishes the original 
functions of active power factor correction (PFC) and DC 
voltage regulation, while the active filter comprising 
switches Q5 and Q6 are controlled to divert the ripple power 
from the DC side into a small external storage Lf or/and Cf 
to achieve power decoupling. Typically one terminal of the 
storage component is connected to the mid-point of the 
active filter switches (connection point of Q5 and Q6), 
while the other terminal is tied to either the AC side [9], 
[18], the ground [3], [19], or one leg of the H-bridge 
converter [10], [14]. The voltage or current waveforms of 
the storage component can be unipolar or bipolar, depending 
on circuit configuration. 
Despite the improvement in reliability and power 
density, these solutions typically increase the system cost 
and complexity, and degrade the overall efficiency, because 
of the addition of extra active switches and passive 
components to the H-bridge converter. It is proposed in [15] that, by controlling the energy storage inductor to have a  
 
Fig. 1. Examples of existing single-phase H-bridge converter with power decoupling function when storage component connects to (a) AC side [9], [18] (b) 
ground [3], [19] (c) the phase leg of the H-bridge [10], [14].
unipolar operation, one active switch can be saved in the 
active filter. Still, one additional active switch and one 
discrete inductor are required. In [20], power decoupling is 
accomplished without any additional active switches. 
However, due to the large DC offset in the energy storage 
capacitors, there is a large circulating current flowing within 
the system, which lowers the power efficiency and increases 
the current stresses of the circuit components. 
In this paper, a concept of active-filter integration with a 
single-phase bidirectional AC/DC converter is reported. The 
proposal is a natural extension from the previous 
publications [21], [22], in which a pair of active power 
switches is shared between an H-bridge converter and a 
buck-boost type active filter. The resultant converters from 
the concept can therefore achieve bi-directional AC/DC 
power conversion that includes power factor (PF) control, 
voltage regulation, and active power decoupling function 
without additional power switches or an E-cap. 
Consequently, high reliability, high power density and low 
cost are achieved simultaneously. To complement converter 
operation, two kinds voltage-ripple based closed-loop 
reference generation methods that require simple controller 
design and implementation are proposed and compared. As 
an illustrative example, the feasibility of the active-filter 
integration concept and the control methods are verified 
through simulation and experiment on a 210 W hardware 
prototype of an H-bridge converter with an integrated half-
bridge active filter. Compared with a conventional H-bridge 
converter, the resultant converter can significantly reduce 
the output voltage ripple to within 1.1%. With active-filter 
integration, not only the overall cost and system complexity 
are reduced, the efficiency performance can also be 
improved. 
II. CONCEPT OF ACTIVE-FILTER-IINTEGRATION WITH A 
SINGLE-PHASE AC/DC CONVERTER 
A.  Existing Method 
Fig. 2 shows the existing method of deriving a single-
phase AC/DC converter with the power decoupling function 
that is based on the H-bridge topology. It is formed simply 
by cascading an H-bridge converter with an active filter. 
Shunt active filtering [3], [8]–[10], [14], [15] and series 
active filtering [23], [24] are all possible candidates for 
configuration. The three topologies shown in Fig. 1 are all 
of such a circuit arrangement. Through proper control, the 
storage component Cf or Lf will instantaneously absorb the 
necessary fluctuating power (e.g. the double-line frequency 
power) from the DC side, so that the power at DC side is 
effectively constant without low frequency variation. 
However, the add-on devices required by the solution result 
in the topology needing additional components as compared 
to the original H-bridge converter. 
B. Concept of Active-Filter-Integration with an Single-
Phase AC/DC Converter 
The concept of active-filter-integration with a single-
phase AC/DC converter is illustrated in Fig. 3. While the 
converter is also a combination of the H-bridge converter 
and the active filter, the switches and passive components 
are shared and multi-used. The resulting converter can thus 
provide the same functionality as that of existing solutions, 
but has a reduced component count. 
As illustrative examples, two active-filter-integrated 
AC/DC converter topologies are illustrated in Fig. 4 namely, 
Type I and Type II. Both topologies are derived from an H-
bridge converter and a symmetrical half-bridge type of 
active filter [25], [26]. Before circuit integration, the 
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Fig. 2. Circuit configuration of existing single-phase H-bridge rectifier with power decoupling function. 
 
Fig. 3. The concept of a single-phase active-filter-integrated AC/DC converter. 
 
Fig. 4. Two examples of active-filter-integrated AC/DC converter with a symmetrical half-bridge type of active filter
H-bridge converter has two phases (U-phase and two for V-
phase), and the active filter has another phase and two 
storage capacitors Co1 and Co2. By sharing the phase leg 
between the H-bridge converter with that of the active filter, 
two active switches can be removed. Here, the Type I 
converter is derived by sharing Q5 and Q6 with Q3 and Q4. 
Also, due to the configuration of the storage capacitors, 
which also serve as high frequency filter, the original filter 
capacitor Cdc of the H-bridge can be eliminated. The 
resultant circuit based on the active-filter-integration 
concept happens to be the same as that proposed in [27]. 
Still, such a fundamental equivalence of the Type I 
converter to an H-bridge converter with a half-bridge active 
filter was never revealed until now. In Type I configuration, 
however, an extra inductor Lf used for active filter is still 
needed. Alternatively, a Type II configuration that is also 
shown in Fig. 4, takes the active-filter-integration one step 
further: Lf is used as an active filter inductor and H-bridge 
inductor at the same time [28]. Therefore, an H-bridge 
converter with two split input inductors L1 and Lf can be 
readily turned into an active-filter-integrated AC/DC 
converter, without any additional switches or oversize 
passive components. In this way, the total power density of 
Type II topology remains low, and is comparable with that 
of the H-bridge converter. Due to its simplicity, in the 
following, a Type II converter will be used as a case study 
example for discussion. Detailed analysis of its operation 
and control method are also presented. Note that this 
integration approach can be extended to other types of 
active filter topologies, such as the bidirectional buck-boost 
converter [21]. A full comparison of the possible topologies 
is out of the scope of this paper, but is open for future work. 
III. OPERATION PRINCIPLES OF AN ACTIVE-FILTER-
INTEGRATED AC/DC CONVERTER 
A. Circuit Operation of a Single-Phase Active-Filter-
Integrated AC/DC Converter 
An averaged equivalent circuit model of the active-filter-
integrated AC/DC converter (Type II in Fig. 4) derived 
through state-space averaging is shown in Fig. 5. Here, iac is 
the AC line current, iLf is the current through inductor Lf, iC 
is the total charging current of Co1 and Co2, vC1 and vC2 are 
respectively the voltages of the energy storage capacitors 
Co1 and Co2. vDC is the DC side voltage. vA and vB are the 
controlled voltage sources in U-phase and V-phase at node 
A and B, respectively, following  
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where du and dv are the duty ratios for the high side switches 
Q1 and Q3 in U-phase and V-phase; VA and VB are 
respectively the amplitude of the AC content in vA and vB, θA 
and θB are their respective phase angles, and VDC is their DC 
offset. 
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Fig. 5. An averaged equivalent circuit of the Type II active-filter-integrated 
AC/DC rectifier in Fig. 4. 
According to Fig. 5, if the voltages across the inductors 
L1 and Lf are neglected, the voltages of vA and vB will be 
approximately equal to that of the respective AC terminals 
at C and D. Note that the mid-point of Co1 and Co2 is directly 
connected to node D, which makes vB approximately 
equivalent to vC2. With these assumptions and using (1), the 
following relationship can be derived. 
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  (2) 
In the circuit, if iac and vC2 can be controlled, then both 
PFC and active power decoupling can be realized. Defining 
two switching functions of sU and sV for U-phase and V-
phase respectively, i.e., si ∈ {0, 1}, i ∈ {U, V}, then si =1 
indicates that the respective top switch (Q1 or Q3) is on, and 
si =0 means that it is off.  
Intuitively from (2), vC2 can be directly controlled by 
adjusting vB. According to (1), vB has a monotonic 
relationship with sV, and hence vC2 can controlled by sV in 
the V-phase switching leg. 
Meanwhile, a differential equation with respect to iac can 
be obtained from Fig. 5 as  
1 2
ac
C ac U DC
di
L v v s v
dt
= + −   (3) 
Using (3) and following the principles of (2), the result 
of different switching mode of sU can be expressed as 
follows: 
when sU = 1, ( )2 1/ / 0ac C ac DCdi dt v v v L= + − < , and iac 
decreases. 
when sU = 0, ( )2 1/ / 0ac C acdi dt v v L= + > , and iac increases. 
The above conditions imply that iac has a monotonic 
relationship with the switching mode of U-phase. Therefore, 
iac can be regulated by simply controlling the U-phase 
switching leg. 
In order to accomplish both PFC and power decoupling, 
iac can be controlled to be equal to its command current iac* 
through conventional control techniques (e.g. state feedback 
control, or hysteresis control) over the U-phase switching 
leg, and vC2 can be controlled to follow a reference voltage 
vC2* by modulating it directly with a triangular carrier to 
drive V-phase. According to (3), the control of vC2 and iac is 
coupled. At steady state, however, assuming that the 
switching frequency is much higher than the frequency of 
vC2, vC2 can be treated as a constant voltage source during a 
switching period. Hence, vC2 will not disturb the control of 
iac. Similar conclusion can be made for the control of vC2 
with respect to iac. Therefore, the control of vC2 and iac can 
be considered as decoupled at steady state. During transient 
operations, when vC2 undergoes fast changes, the control of 
vC2 will affect the dynamics of iac as external disturbances. 
A feedforward term can be adopted to decouple the effect of 
vC2 to the control of iac, as will be described in Section V. 
B. Instantaneous Power Balance Analysis and Modulation 
Strategy 
In this section, the theoretical waveforms of vC1 and vC2 
will be studied based on instantaneous power balance 
analysis. These waveforms are useful for generating the 
reference voltage for controlling the energy storage devices. 
It is assumed in the following analysis that the converter has 
no power losses, and the instantaneous power in passive 
components (such as in L1 and Lf) are neglected. Also, Co1 
and Co2 are assumed identical, i.e., Co1 = Co2 = Cf. 
Suppose that the voltage and current at the AC side are 
sinusoidal with a phase difference of φ  ( )0 φ π≤ < , that is 
sin( )ac ACv V tω=    (4) 
sin( ),ac ACi I tω φ= +    (5) 
where ω is the line frequency, and VAC and IAC are 
respectively the amplitude of the AC voltage and current. 
For rectifying mode of application, 0φ = , and for inverter 
mode of operation, φ π= . 
Using (4) and (5), the instantaneous power at the AC 
side can be obtained as shown in (6). 
1 1cos cos(2 )
2 2
DC r
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(6) 
Note that pAC in (6) contains a DC term PDC and a 
double-line frequency ripple term pr. The DC term should 
equal to the averaged power at the DC side, and the AC 
term is the oscillating ripple power. In order to absorb pr 
using Co1 and Co2, the voltage of vC1 and vC2 can be 
modulated around 1/2VDC with a line frequency AC content, 
in the form of 
1
2
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where θC is the phase angle relative to vac; VC is the 
amplitude of the AC voltage component in vC1 and vC2; and 
ζ/2 is their instantaneous radiant angle. As vC2 is correlated to vB according to (2), their AC amplitude and phase should 
satisfy 
.B C
B C
V V
θ θ
=
 =
   (8) 
From (7), the total instantaneous power absorbed by Co1 
and Co2 can be calculated as 
2 sin(2 2 ) sin( ),c f C C Cp C V t Pω ω θ ζ= + =  (9) 
where PC is the amplitude of pc. 
Let pr = pc and using (6) and (9), VC and θC can be 
determined as  
2 cos .
3 1
2 4 2
1
4
1
AC AC C DC
C
f f f
C
V I P P
V
C C C
or
ω ω φ ω
φ φ
θ π π

= = =



= + −
(10) 
With (7) and (10) , the reference voltage for Co1 and Co2 
can be generated. It is noted from (10), however, that θC 
could either lead 
2
φ by 3
4
π  or lag it by 1
4
π− . Under both 
conditions, the half-bridge circuit can absorb exactly the 
same AC power of pr (pc). However, the leading solution is 
found to be more preferable than the lagging one in practical 
implementation. This point can be explained with the phasor 
diagram shown in Fig. 6(a), where the relationships between 
VAC, VA and VC (VB) are shown. Note that for this phasor 
diagram, the DC offset in vA and vC2 (vB) have been removed 
and only their AC components are considered. 
From Fig. 6, it is shown that a lagging θC (blue line) 
leads to a larger VA, whereas a leading θC (red line) results a 
smaller VA. In fact, VA can be calculated as (11) through 
trigonometric analysis for both cases. It is easy to prove 
mathematically that VA in the leading case (first line of (11)) 
is always smaller than that of the lagging case (second line 
of (11)), within all possible range of φ . Meanwhile, 
according to (2) and (7), the amplitude of VA and VC are 
constrained by (12), which is represented as a red circle with 
a radius of VDC/2 in Fig. 6. 
2 2
2 2
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10
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1A C DCV V V≤ ≤    (12) 
Therefore, if a lagging θC is adopted, the constraints 
posed by (12) can be easily violated (i.e., out of the proper 
operating circle), and the converter will malfunction. On the 
other hand, to ensure a proper circuit operation, the lagging 
solution could limit the maximum amplitude of VC, and 
hence reducing the maximum ripple power absorbing 
capability in accordance to (9), leading to a large Cf value. 
For these reasons, a leading θC is preferred 
Substituting 3
2 4C
φ
θ π= +  into (7) and (9), the radiant 
angle parameter ζ should satisfy 
3 .
2 2 4C
t tζ φω θ ω π = + = + + 
 
   (13) 
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Fig. 6. The phasor diagram of (a) VAC, VA and VC (VB) with leading (red) and lagging (blue) θC and (b) VAC, VC, IC2, IC, and IAC.
IV. REFERENCE GENERATION FOR POWER DECOUPLING 
A possible method of generating the reference voltage 
vC2* is to perform a direct calculation of (7) and (10). Such 
open-loop instantaneous-power-balance-based methods 
have been adopted in many literatures for controlling the 
energy storage devices [8], [15], [25]. Typically, the 
averaged AC power (i.e., VacIac/2) and/or the exact value of 
L1, Lf and Cf must be explicitly known. These methods 
provide the insight of the relationship between the ripple 
power and the operation waveforms of the active filter, and 
the control implementation can be simple and 
straightforward. In practice, however, implementation 
limitations (e.g. inherent sensor offsets) in conjunction with 
tolerances of the circuit components (e.g. for L1, Lf and Cf) 
and so on, will result in deviation from ideal conditions. As 
a result, the derived vC2* might be different from the actual 
value that is required. Also, the results in (10) do not 
consider the power losses nor the instantaneous power 
stored in the inductors. Therefore, such an instantaneous-
power-balance method will not fully compensate the actual 
ripple power, and usually some residual voltage ripple still 
exists at the DC output. In [14], a closed-loop method that is 
also instantaneous-power-balance-based, is proposed to 
compensate these deviations. 
Alternatively, vC2* can be predicted based on the 
instantaneous DCv∆  in a closed-loop [21], [26], since the DC 
voltage ripple DCv∆ is a representation of the available 
ripple power presented at the DC side. The idea is to 
generate a proper reference vC2* through feedback control, 
such that =0 at steady state. In this section, two 
alternative methods for DC ripple based closed-loop 
reference generation are proposed. Different from the 
previous methods in [21], [26] which require two current 
sensors (for iac and iLf) and can deal with only the double-
line frequency ripple power, the proposed methods can 
eliminate the need of one current sensor for iLf, and can be 
applied for mitigating a multi-frequency ripple power. The 
proposed control methods can also guarantee a leading θC of 
vC2 with respect to vac. 
1) Frame Transformation Method 
Fig. 7 illustrates a possible reference generation scheme 
that is based on frame transformation, of which the DC 
voltage ripple DCv∆ can be tightly controlled. The feedback 
loop compares vDC with the reference vDC*, processes the 
error with a compensator Gc(s), and estimates the ripple 
power pr (and hence pc) as pc*, which is transformed into 
vC2*. Here, vc* is the AC component of vC2*. Since pc* is in 
the ripple power frame that varies at double-line frequency, 
whereas the required vc* have a line frequency (according to 
(7)) in the ripple voltage frame, a non-linear frame 
transformation is required. The transformation from pc* to 
vc* should realize the following two functions: (1) a 
frequency reduction from 2ω to ω; (2) the phase 
relationship indicated by (13) is met. Such a transformation 
can be realized by multiplying pc* and its reverse orthogonal 
signal with a matrix as shown in (14). The matrix is 
( ) ( )
( ) ( )
cos + sin +
,
sin + cos +trans
t t
T
t t
ω ϕ ω ϕ
ω ϕ ω ϕ
 
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   (14) 
where φ is a phase angle. It should be emphasized that the 
use of Ttrans to perform frequency transformation is a 
common technique in power electronics and signal 
processing domain. Suppose pc*=Pc*sin(2ωt+2θc)= Pc*sin(ζ), 
and its reverse orthogonal signal is −Pc*cos(2ωt+2θc)= 
−Pc*cos(ζ), then  
( )
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* *
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Fig. 7. A closed-loop reference generation scheme based on frame 
transformation. 
Note that the frequency of the output in (15) has been 
reduced to ω. Meanwhile, in order to satisfy (7), the radiant 
angle of the output should be ζ/2. Combining (15) with (13), 
φ can therefore be obtained as 
3 3
2 4 2 4
2
2C C
tt φ φωζω π ϕ πθ ϕ θ + + ⇒ + 

=

+ − = = = (16) 
where φ is a fixed value. Therefore, the transformation 
matrix in (14) can be easily derived based on the 
instantaneous radiant angle of line voltage ωt. In this way, a 
double-line frequency signal pc* can be converted into the 
required line-frequency signal vc* and then vC2* is derived. It 
should be pointed out, however, that the AC component of 
the transformed vC2* using (15) has an amplitude of Pc. This 
clearly contradicts (10). However, this is not a problem as 
the control loop can automatically scale the amplitude of pc* 
and hence vc* till DCv∆ =0. In order for the control loop to 
respond to the double-line frequency 2ω, which is the 
dominant frequency for the DC side voltage ripple, a quasi-
proportional resonant (Quasi PR) controller that has a pair 
of resonant poles at 2ω can be used as a compensator Gc(s), 
as given in (17), to eliminate the double-line frequency 
content. 
( )22
(s)
2
i c
c p
c
k s
G k
s s
ω
ω ω
= +
+ +
  (17) 
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−
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transT
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2Cv+( )*cv ω
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2
DCv
+
where the cutoff frequency ωc defines the passing band of 
Gc(s). In practice, in order to minimize the steady-state error 
of , the gain of the Quasi RP controller should be 
adequate at 2ω. According to (17), the gain of Quasi RP at 
2ω is kp+ki. On the other hand, ωc provides an additional 
degree of design freedom in case that the line frequency 
varies, which happens in a practical grid. A proper selection 
of ωc will ensure a high gain even if the line frequency 
shifts. It should be noted that, an ideal PR controller [29] 
can provide infinite gain at 2ω, which is desirable for 
mitigating the double-line frequency ripple in vDC. However, 
due to the narrow passing band, the gain of an ideal PR 
controller will drop drastically when the frequency changes. 
Therefore, a Quasi RP controller is more preferable from a 
practical viewpoint. 
2) General Transformation Method 
The above frame transformation method can effectively 
mitigate the double-line frequency ripple at the DC side. 
However, in practical systems, vDC can also contain higher 
frequency components that are typically introduced by (1) 
the nonlinearity of the half-bridge active filter, (2) AC 
voltage and/or current distortion, and (3) the use of 
nonlinear DC load. In these situations, the ripple power pr 
contains both double-line frequency and higher frequency 
components. The amplitude of these high-frequency 
components will become considerable as system 
nonlinearity increases. Unfortunately, the frame 
transformation method is only applicable for converting 
signal from double-line frequency into line frequency, and it 
is inapplicable to signal that contains multi-frequency 
components. In light of this, a more general approach of 
transforming pc* that contains multi-frequency components 
into the desired vC2* is proposed. Fig. 8 shows the proposed 
reference generation scheme. 
As shown in Fig. 8, the state variable vDC2, instead of vDC, 
is the control variable regulated to trace the reference (vDC*)2. 
The compensator adopted is a multi-PR controller that is the 
combination of various PR controllers each with 
predetermined resonant poles (i.e., ωc1, ωc2…), and it can be 
mathematically described as (18). The poles should be 
selected at frequencies of which the ripple power is to be 
eliminated. For example, if pc* contains both 2nd and 4th line 
frequency components, two resonant controllers that have 
poles at 2ω and 4ω should be adopted to form the 
compensator.  
( ) ( )
1 1 2 2
2 22 2
1 1 2 2
(s) ...i c i cc p
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s s s s
ω ω
ω ω ω ω
= + + +
+ + + +
(18) 
The design principle of a multi-PR controller is similar 
to that of a single PR controller. The output of the 
compensator pc* is the predicted pr (pc), but with high order 
harmonics. In order to obtain vC2*, a general form of vC1 and 
vC2 are assumed in (19). This is in contrast with (7), in 
which only the line frequency component is assumed. 
1
2
1
2
1
2
C DC c
C DC c
v v v
v v v
 = −

 = +
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  (19) 
where vc is the total AC content in vC1 and vC2. 
Similar to (9), the total instantaneous power absorbed by 
Co1 and Co2 can be calculated as 
2 cc f c
dv
p C v
dt
=   (20) 
Hence, vc can be obtained by solving the first-order 
differential time of (20), and the result is  
1
1 ,c c
f
v K p dt
C
= ± + ∫
 
 (21) 
where K1 is a constant. The transformation of (21) 
requires only integration and a root operation of pr (pc). In 
the simplest form where K1 =0, (21) can be simplified to 
1 ,c c
f
v p dt
C
= ± ∫   (22) 
To visualize the calculated waveforms, Fig. 9 is plotted 
following three different functions of pr (pc) and according 
to (22): 
Case A : pc=100sin(2ωt); 
Case B : pc=100sin(2ωt)+30sin(4ωt); 
Case C : pc=100sin(2ωt)+30sin(4ωt)+20sin(6ωt), 
where ω= 2*π*f =2*π*50= 100 π. Cf = 50 µF. 
 
Fig. 8. A closed-loop reference generation scheme based on general transformation.
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Fig. 9. Some results of general transformation from pc to vc based on (22).
Note that the integration in (22) takes place from the 
initial condition of pc=0. As seen from Fig. 9, different pc 
leads to different solutions of vc. However, in each case, 
both the positive and the negative solutions of vc have a 
dominant double-line frequency component with some DC 
offset, rather than being of sinusoidal waveforms varying at 
line frequency, which would be preferable. Note that the 
positive and negative vc come across each other at every half 
line period. In order to generate a vc signal that has a 
dominant line frequency component, the final 
transformation algorithm that combines the positive and 
negative vc can be designed as 
1111 1 1 1 1 1
111 1
1 1
1 21 1 1 1
st
c c
f
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c c
f
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C
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C
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
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 = −


∫
∫
(23) 
In this way, the composite vc should have a fundamental 
frequency ω, as shown in Fig. 9. It may seem from (23) that 
the exact value of Cf is needed. However, since Cf is only a 
proportional term in the closed-loop, pc* will be 
automatically adjusted till DCv∆ =0, which is similar to the 
frame transformation method. Therefore, in implementing 
such a transformation, a precise value of Cf is not required. 
On the other hand, since the composite vc is still 
assumed to be line-frequency dominated, it is preferred that 
vc should lead vac by a phase angle of approximately
3
2 4
φ
π+ , 
which is similar to the case when only the double-line 
frequency component is considered in pc*. Fig. 10 shows the 
waveforms of vac, a phase-leaded vac (lead vac by 2
φ ), 
defined as vac_lead, and the desired vc that is leading vac. 
Clearly, at the zero crossing instant of vc, when the radiant 
of vac_lead is around 
3
4
π−  (vac_lead <0), vc will be increasing 
and going into positive range for half-line period; when 
vac_lead has a radiant of around 
1
4
π  (vac_lead >0), vc will be 
decreasing into the negative range. This feature can be used 
to formulate the polarity determine logic given in Fig. 8, 
such that a leading vc can always be guaranteed. For 
example, as shown in Fig. 10, a positive pulse will be 
generated at the zero crossing point of vc if the instantaneous 
vac_lead is negative, indicating that vc is entering a positive 
half line cycle, and a positive vc in (23) is adopted. Similarly, 
if the measured vac_lead is positive, then a negative pulse will 
be generated, and hence a negative vc. 
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Fig. 10. Diagram of vac, vac_lead and the desired vc (upper scope), and output of polarity determine logic (lower scope).
V. CONTROL DESIGN OF AN ACTIVE-FILTER-
INTEGRATED AC/DC CONVERTER 
The overall control block diagrams for an active-filter-
integrated AC/DC converter that works as a rectifier are 
shown in Fig. 11. The upper part of the control blocks are in 
charge of AC current shaping and DC output voltage 
regulation, and the lower part performs the power 
decoupling function. The design of the PFC controller is 
similar to that of a typical PFC converter. However, 
according to the discussions in Section III, there is a 
coupling effect between the control of iac and vC2. The 
small-signal representation of the coupling effect shown in 
(24) can be obtained from (3). It is clear from (24) that iac is 
a non-linear function of its control signal vA due to the 
presence of vC2. To decouple the control system, a 
feedforward term −vC2* can be added to vA*. Therefore, iac is 
a linear function of the new control signal (vA*−vC2*) 
according to (24), and the control of iac will be independent 
of that for vC2.  
21
ac
C A
diL v v
dt
= −

  ,  (24) 
The other focus of the control loop is the design of the 
power decoupling control loop. According to the converter 
configuration, if a resistive load of R is assumed, and the 
instantaneous power in L1 and Lf as well as the power losses 
are neglected, the power balance is 
( )22 2
2
DCDC DC DC e
AC c e DC c
d vv dv v Cp p C v p
R dt R dt
= + + = + + (25) 
where Ce is the equivalent capacitance of the two series 
capacitors Co1 and Co2 in the half-bridge active filter, i.e., 
Ce=1/2 Cf. It is emphasized that pc here is the controlled 
capacitor power assuming a constant vDC, while the 3rd term 
on the right-hand side of (25) corresponds to the rate of 
change of energy in Ce, which is effectively in parallel with 
the DC output when vDC fluctuates. 
Linearization of (25) around its steady-state equilibrium 
gives the small-signal equation 



2 2
,
2
DC e DC
ac c
v C dv
p p
R dt
= + +   (26) 
where the symbol ~ denotes small-signal perturbations. 
Converting (26) into its Laplace domain equivalent results 
in a transfer function from to  as 

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(27) 
where the time constant is 
2 .
eRC
τ =    (28) 
 
Fig. 12. The control block diagram of the power decoupling loop based on 
the linearized model. 
According to (27) and based on Fig. 11, a control block 
diagram of the power decoupling loop can be derived as 
shown in Fig. 12. The assumption here is that the half-
bridge active filter can precisely track its command pc*, 
such that  


*( ) 1.
c
p
c
p
G s
p
= =   (29) 
In practice, Gp(s) has a negative phase delay at higher 
frequencies, which is introduced by the low-pass filter 
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network of Lf, Co1 and Co2. This delay can be significant, 
especially in high frequency range. Nevertheless, (29) can 
be ensured if the cut off frequency of , i.e., ωc, be 
chosen adequately lower than the bandwidth of Gp(s). 
According to Fig. 11 and Fig. 12, Gc(s) is multiplied by  
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Fig. 11. The control schematic diagram of the active-filter-integrated AC/DC converter when working in rectifying mode.
−1 to compensate the negative sign of Gv(s) in (27). 
Therefore, the total open-loop gain is 
( ) ( ) ( ) ( ).c p vs G s G s G s=   (30) 
By considering (30), the compensator Gc(s) can be 
readily designed according to specific transient, steady state 
and stability requirement. Consider an active-filter-
integrated AC/DC converter operating as a rectifier, with 
circuit parameters listed in Table I, and single PR control 
with resonant poles at 100 Hz. The Bode plots of the power 
decoupling loop with and without the consideration of Gc(s) 
are given in Fig. 13. It  can be observed that the 
incorporation of a PR controller hardly modifies the 
uncompensated loop gain except at frequencies around the 
100 Hz, where there is a gain boost. After compensation, the 
overall system has a crossover frequency of around 3.18 
kHz, which is much faster than that of a DC-bus regulation 
loop design in a conventional PFC application. The high 
bandwidth of the power decoupling loop ensures that the 
low-frequency ripple contents and its including high-order 
harmonics are effectively mitigated at steady state. The 
stability of the control loop is also sufficiently guaranteed. 
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Fig. 13. Bode plots of open loop gain for the power decoupling loop. 
VI. DESIGN CRITERIA OF CIRCUIT COMPONENTS  
A. Selection of Energy Storage Capacitors 
According to (10), the values of Co1 and Co2 will 
determine the amplitude of vC1 and vC2. A smaller Co1 and 
Co2 will lead to larger swing of vC1 and vC2, and vice versa. 
Given the constrains of vC2 in (12), the minimum Cf should 
satisfy 
_ max
_ min 2
4
,
cos
DC
f
DC
P
C
Vφω
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(31) 
where PDC_max is the maximum allowable DC power of the 
converter. A larger VDC and higher power factor tend to 
reduce the requirement of the energy storage capacitance. 
Compared with the DC capacitance requirement Cdc_H in a 
conventional H-bridge converter with a voltage ripple of 
ΔvDC for a DC power of PDC_max, that is 
_ max
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dc H
DC DC
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C
V vω φ
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  (32) 
the capacitance requirement in an active-filter-integrated 
converter is reduced by 
_ min
_
2 8
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dc H DC
C v
C V
∆
=   (33) 
When the minimum capacitance of (31) is selected for Cf, 
the peak voltages of vC1 and vC2 will be VDC, which defines 
the voltage ratings of Co1 and Co2.  
On the other hand, by differentiating (7) and using (10), 
the capacitor current iC1 and iC2 for Co1 and Co2 can be 
derived as
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 (34) 
Therefore, with the minimum capacitance Cf_min, the 
current ratings of Co1 and Co2 can be obtained in (35) when 
PDC reaches its maximum value of PDC_max. 
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B. Selection of the Filter Inductors 
The design procedures for L1 and Lf in an active-filter-
integrated converter follow that for an H-bridge converter. 
The three basic design criteria are the maximum allowable 
current ripple, continuous conduction mode of operation and 
the current rating. Since there have been extensive 
discussions on how to select the optimum inductance based 
on the first two criteria, the focus of this section is to 
determine the current ratings of the L1 and Lf for an active-
filter-integrated converter. 
With reference to Fig. 5, the current flowing through L1 
is the AC line current iac. From (6), the amplitude of iac is 
related to PDC and PDC_max as 
_ max2 %2 ,
cos cos
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AC AC
P pP
I
V Vφ φ
= =  (36) 
where p% is the relative load power, which is defined as the 
ratio of PDC to PDC_max. Substitution of p%=100% into (36) 
will give the current rating of L1 as 
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On the other hand, from Fig. 5, the current iLf of Lf can 
be obtained using iac and ic as 
Lf c aci i i= − or ,LF C ACI I I= −
  
  (38) 
where ic=iC1−iC2, LFI

, CI

and ACI

are the phasor 
representations of iLf, ic and iac. 
From (34) and with the minimum capacitance of Cf_min, 
the amplitude of ic can be expressed as 
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Different from IAC represented in (36), which is 
determined by VAC, here IC is a function of VDC. Combining 
(36), (38) and (39), and referring to the phasor diagram in 
Fig. 6(b), the amplitude of iLf can be derived as 
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(40) 
Similar to (37), the current rating of Lf is obtained in (41) 
by substituting p%=100% into (40). 
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According to (36) and (41), the inductor currents iac and 
iLf are different at different loading condition. In contrast, 
with the conventional H-bridge converter configuration, iLf 
will always be the same as iac. Since a larger inductor 
current implies more power losses in the inductors and the 
respective active switches, it is reasonable to compare the 
Root-Mean-Square (RMS) values of iac and iLf such that an 
efficiency comparison can be made between an H-bridge 
converter and an active-filter-integrated converter. It can be 
concluded that when iLf_RMS > iac_RMS, an H-bridge converter 
will be more energy efficient than an active-filter-integrated 
converter, whereas when iLf_RMS < iac_RMS, the active-filter-
integrated converter will be more efficient. The normalized 
IAC and ILF with based of IAC are 
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4 4 ,1 cos
4 2%%
AC
LF
DCDC
I
I
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(42) 
where VDC* is the normalized VDC with base of VAC. Based 
on (42), the relationship of IAC* and ILF* are shown in Fig. 
14(a) for a unity power factor operation, i.e., φ =0. It can be 
observed that there is an intersection boundary between the 
operating surface of IAC* and ILF*. When the relative load 
power p% is smaller than the power at the intersection 
boundary, the H-bridge converter is more efficient, whereas 
at higher load power, the active-filter-integrated converter 
prevails. The critical load boundary pcritcal% can be obtained 
by equating IAC* and ILF* in (42), and is expressed in (43). A 
full graphical description of the load boundary with respect 
to VDC* and φ  is illustrated in Fig. 14(b). 
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 (43) 
It should be noted from Fig. 14(b) that the derived 
boundary surface is symmetrical to φ . As a result, pcritcal% 
will be the same for both rectifying mode and inverting 
mode of operation. According to the parameters given in 
Table I, VDC*=1.67. The critical loading condition for φ =0 
and φ =π will be pcritcal%=71.7%, representing a DC load 
of 190 W. Practical verifications of the efficiency 
performance of an H-bridge converter and an active-filter-
integrated converter will be provided in Section VII.  
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Fig. 14. (a) Normalized IAC* and ILF* with respect to p% and VDC* and (b).the critical pcritcal% with respect to VDC* and φ .
 
(a)      (b) 
Fig. 15. Circuit configuration of (a) an unity power factor rectifier with vac=110 V and (b) grid-connected inverter with vac=110 V.
VII. SIMULATION AND EXPERIMENTAL RESULTS 
Table I. Key Simulation and Experiment Parameters 
Parameters Rectifying mode  
Inverting 
mode 
AC voltage (RMS) vac (V) 110 110 
Averaged DC side voltage vDC (V) 260 260 
DC current Io and Is (A) 0.81 0.81 
Current source internal capacitance 
Cs (μF) － 
100 
Maximum output power PDC_max (W) 265 265 
Rated output power PDC_rated (W) 210 210 
Inductor L1 (mH) 3.3 3.3 
Inductor Lf (mH) 3.3 3.3 
Storage capacitor Co1 = Co2 = Cf (μF) 50 50 
Switching frequency (kHz) 25 25 
Line frequency (Hz) 50 50 
 
Two sets of simulation are conducted in PSIM 
environment with the parameters given in Table I. One is for 
AC/DC rectification application, i.e., =0, and one is for 
DC/AC inversion, i.e., . The respective circuit 
configuration is given in Fig. 15. For rectification, a pure 
resistive load Ro is used with a load current of io. For 
inversion, the converter is tied to an AC grid, and a current 
source iDC that is paralleled to Cs is used to emulate a DC 
energy source converter with an output source current of is. 
The general transformation method is used for generating 
the voltage reference vc2*for both cases, and Gc(s) has a pair 
of resonant poles at 100 Hz. It is noted that for inversion, the 
ac current reference iac* should have a negative polarity, as 
opposed to that used for rectification. 
Fig. 16 shows the simulation results for both 
rectification and inversion mode of operation at rated DC 
power. In both cases, the peak-to-peak DC voltage ripple 
lies within 5 V, even though the capacitor voltages vC1 and 
vC2 are fluctuating significantly. In the inversion mode 
configuration, the source converter contains a relative large 
capacitor Cs. However, as can be seen in Fig. 16(b), the 
stabilized vDC renders a smooth DC source current is, and Cs 
only buffers the high-frequency switching ripples. 
Obviously, this is beneficial for prolonging the lifetime of 
the source converters and/or renewable energy sources [2], 
[9], [30]. 
Besides power decoupling, the PFC function is also 
achieved in both cases, as can be observed from Fig. 16. On 
the other hand, since the relative load power for PDC_rated is 
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91.3%, which is higher than the critical load power of 
71.7%, from Fig. 14(b), it is predictable that iLf should have 
a smaller amplitude than iac. Clearly, the current waveforms 
of iLf and iac in both Fig. 16(a) and (b) comply with the 
prediction. Therefore, the current stress in V-Phase is not 
increased. Moreover, the reduced iLf will generate less 
power loss in Lf and V-phase. Therefore, a higher efficiency 
can be expected with the converter, as compared with an H-
bridge converter.  
In order to compare the performance of the two 
reference generation methods, the DC bus of the converter 
is externally perturbed by 100 Hz and 200 Hz current 
ripples (both with amplitude of 0.1 A). The simulated 
waveforms for both the reference generation methods are 
shown in Fig. 17, which clearly shows that the frame 
transformation method is incapable of coping with the 
current disturbances in the presence of the high order 
harmonics. The DC bus ripple is more than 4.6% (12 V) of 
the vDC, and the input current is severely distorted. With the 
general transformation method, the DC bus ripple remains 
below 1.5%, and the distortion in iac is acceptable. 
Experimental verification of a 210 W rectification 
system based on the same system parameters and control 
method (general transformation method is used here for 
reference generation) as that given in the simulation is 
performed. The control is implemented using DSP F28069. 
Q1–Q4 are IGBTs (Model number: IRG4PC30FDPbF). The 
measured results are given in Fig. 18, which resemble the 
simulation waveforms given in Fig. 16(a). It can be 
observed that the input ac current is sinusoidally shaped and 
in phase with line voltage, and the steady-state peak-to-peak 
DC voltage ripple stays below 1.9% (5 V) with a large 
variation of vC1 and vC2. Both the PFC and power 
decoupling functions are practically demonstrated with the 
active-filter-integrated AC/DC converter. 
A comparison of the DC voltage ripple performance 
between an H-bridge converter rectifier and the active-filter-
integrated AC/DC rectifier with different control is provided 
in Fig. 19. In controlling the active-filter-integrated 
converter, three reference generation methods are adopted 
 
(a)      (b) 
Fig. 16. Simulation results for (a) unity power factor rectifier with vac=110 V (b) grid-connected inverter with vac=110 V. 
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Fig. 17. Simulation waveforms of a non-linear load with (a) frame transformation method and (b) general transformation method for reference generation.
and compared: (a) with frame transformation method (b) 
with the general transformation method and Gc(s) 
compensates at 100 Hz (c) with the general transformation 
method and Gc(s) compensates at 100 Hz and 200 Hz. For 
comparison fairness, the DC side capacitance Cdc in an H-
bridge is selected to be equal to the total capacitance used in 
the active-filter-integrated AC/DC rectifier, that is, Cdc = 2Cf. 
Evidently in Fig. 19, all three active-filter-integrated 
converters perform significant reduction in DC voltage 
ripple as compared with the H-bridge converter, even 
though the total capacitance used are the same. From Fig. 
19(a) and (b), it is shown that the DC ripple has been 
mitigated from 10.2% (26.5 V) with the H-bridge to 1.9% (5 
V) with the active-filter-integrated converter using frame 
transformation method. The waveforms are also plotted in 
the FFT domain, which shows a significant suppression of 
the 100 Hz ripple content. The waveforms in Fig. 19(b) and 
(c) indicate that both reference generation methods can 
compensate the 100 Hz ripple effectively. Nevertheless, the 
ripple can be further reduced in Fig. 19(d) to merely 1.1% 
(3.0 V) by using the general transformation method
 
Fig. 18. Experimental results of the steady-state operation waveforms for an active-filter-integrated AC/DC rectifier with vac=110 V. 
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Fig. 19. A comparison of the steady-state DC ripple waveforms and its FFT analysis result of (a) H-bridge converter; (b) the FFT analysis results from (a); (c) 
the active-filter-integrated converter using frame transformation and Gc(s) compensates at 100 Hz; (d) the FFT analysis results from (c); (e) the active-filter-
integrated converter using general transformation and Gc(s) compensates at 100 Hz; (f) the FFT analysis results from (e); (g) the active-filter-integrated 
converter using general transformation and Gc(s) compensates at 100 Hz and 200 Hz; (h) FFT analysis results from (g). 
 
Fig. 20. A comparison of the efficiency performance between an H-bridge and the active-filter integrated converter at different output power. 
compensating at 100 Hz and 200 Hz. To achieve the same 
ripple voltage performance, the H-bridge converter will 
require approximately 900 μF Cdc at DC side [1], whereas 
with the active-filter-integrated converter, the total 
capacitance is merely 100 μF. Hence, the required 
capacitance is reduced 9 times. The result is consistent with 
(33), which predicts a 10.8 times capacitance reduction 
given that ΔvDC = 3 V and VDC=260 V. 
Besides ripple reduction, the active-filter-integrated 
converter also possesses other merits over an H-bridge 
converter. Fig. 20 and Fig. 21 give a comparison of the 
efficiency (the power for gate drive and controllers are not 
included), THD and power factor performance of the two 
topologies from 50% load (105 W) to 110% load (230 W). 
The measured power for gate drive and controllers are 
around 3.9 W, which accounts for approximately 1.85% loss 
of rate power. In Fig. 20, the efficiency curves are plotted 
against the measured RMS inductor currents of iLf and iac of 
the active-filter-integrated converter. Compared with the H-
bridge converter, the active-filter-integrated converter has a 
higher efficiency at a power level higher than 187 W, which 
is similar to the calculation results of 190 W given in 
Section VI. At full-load condition, the active-filter-
integrated converter can offer a 0.84% efficiency 
improvement, due to the reduced power losses of L2 and V-
phase. On the other hand, at low power level, the active-
filter-integrated converter achieves a maximum of 0.35% 
lower efficiency at the half load, which is almost negligible. 
Note that the DC power at the point of intersection in the 
efficiency curves is consistent with that in the RMS current 
curves of iLf and iac. It must be emphasized that the obtained 
results are in contrast to all existing methods in which the 
active filter stage is simply an add-on to the H-bridge 
converter, thereby leading to an inevitable drop of the 
efficiency for all load conditions by at least few percentage 
[31], [32]. For this reason, it can be concluded that the 
active-filter integration serves not only to reduce overall 
cost and system complexity, but it can also help to improve 
the efficiency performance. The efficiency of the converter 
can be further improved if better switches and inductor 
design are adopted.  
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Meanwhile, the THD of the line current as shown in Fig. 
21 is reduced in the active-filter-integrated converter. This is 
because the double-line frequency ripple at the DC output 
which introduces a 3rd harmonic component into the line 
current [5] is effectively mitigated by the active-filter-
integrated converter. 
Finally, Fig. 22 and Fig. 23 show the transient 
performance of the active-filter-integrated converter under 
load changes and input voltage variations. In Fig. 22, a 
comparison is made between the H-bridge converter and the 
active-filter-integrated converter for a step-load change 
from full load to 70% load, and back to full load. It can be 
seen that the active-filter-integrated converter has similar 
DC output responses as that of an H-bridge converter in 
terms of overshoot, undershoot and settling time. This 
implies that the power decoupling control loop has little 
effect over the PFC control loop, and will not deteriorate the 
system stability. Fig. 23 shows the transient waveforms of 
the active-filter-integrated converter with a step change of 
the input voltage from the rated value to 110%/90% of the 
rated value and back to the rated value. In both scenarios, 
the undershoot/ overshoot remains below 3.8% (10 V) of 
vDC. The undershoot/ overshoot in Fig. 22 and Fig. 23 can be 
further improved. A undershoot/overshoot is the result of 
transient power imbalance of input and output power. 
According to (24), when the input power pAC or the load R 
changes, the dynamics of vDC is influenced by the decoupled 
power pc and the equivalent capacitance Ce. Since the major 
objective of the active filter in this paper is to decouple the 
double-line frequency ripple power, the undershoot/ 
overshoot depends solely on the value of Ce. Assuming that 
the transient imbalanced energy is ∆Etran, and that all of the  
 
Fig. 21. A comparison of the power factor and THD performance between an H-bridge and the active-filter integrated converter at different output power. 
 
Fig. 22. A comparison of the transient response to step load change between an H-bridge and the active-filter integrated converter. 
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Fig. 23.  Transient response of the active-filter integrated converter operating with a step input voltage change. 
energy is absorbed by Ce. It is easy to conclude that the 
voltage ripples are
4 tran
DC DC DC
e
E
v V V
C
∆
∆ = + − . 
Therefore, a larger Ce will lead to a smaller voltage 
ripples at DC output. However, it should be noted that, by 
improving the control, the active filter has the potential to 
decouple the transient imbalanced power, such that Ce can 
remain relative small. This work is open for future 
research. 
CONCLUSIONS 
In this paper, a concept of active-filter integration for 
a single-phase AC/DC converter is proposed. In the 
example of an H-bridge converter, the active filter is 
integrated with the switching actions of the switches in 
the H-bridge converter to eliminate the need for additional 
switch. This integration reduces system cost, increases 
power density and may lead to improved efficiency. 
Additionally, two methods of reference generation are 
proposed for the control of this converter. Unlike those 
used in conventional approaches, these two control 
methods do not require the knowledge of instantaneous 
input power, exact system parameters, power losses and 
the power stored in the passive components. They are 
closed-loop control methods that require only the voltage-
ripple information. Hence, they are simple to implement. 
Both simulation and experiment results have verified the 
practicality of the proposed topology and control methods. 
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